Abstruct-We present a new approach for deterministic BIST in which a reconfigurable interconnection network (RIN) is placed between the outputs of a pseudo-random pattern generator and the scan inputs of the circuit under test (CUT). The RIN, which consists only of multiplexer switches, replaces the phase shifter that is typically used in pseudo-random BIST to reduce correlation between the test data bits that are fed into the scan chains. The connections between the LFSR and the scan chains can be dynamically changed (reconfigured) during a test session. In this way, the RIN is used to match the LFSR outputs to the test cubes in a deterministic test set. The control data bits used for reconfiguration ensure that all the deterministic test cubes are embedded in the test patterns applied to the CUT. The proposed approach requires very little hardware overhead, and fewer control bits compared to the storage required for reseeding techniques or for hybrid BET. Moreover, as a non-intrusive BIST solution, it does not require any circuit redesign and has minimal impact on circuit performance.
I. INTRODUCTION
Higher circuit densities and ever-increasing design complexity are placing a severe burden on the automatic test equipment (ATE) used to test today's integrated circuits (ICs). The integration of complex embedded cores in system-on-a-chip (SOC) designs is leading to a sharp increase in test data volume, which requires significant investment in additional memory depth per ATE channel. ATE channel bandwidth is another limitation for SOCs with high clock frequencies, enormous test data volume, and a large number of 1/0 pins. In order to mitigate these problems, a number of techniques based on test data compression, built-in self-test (BIST), and a combination of the two have been proposed in the literature.
In the test data compression approach, a deterministic test set is compressed and stored in ATE memory. The compressed test set is transferred through ATE channels to the IC, where it is decompressed and applied to the circuit under test (CUT) by decoding hardware. Techniques based on statistical coding [12, 141 , run-length coding [13] based on on-chip pattem decompression are also presented in [3, 7, 19, 24, 25, 26, 29] .
The resurgence of interest in test data compression has also led to new commercial tools that can provide substantial compression for large industrial designs. For example, the OPMISR [2] and SmartBIST [ 161 tools from IBM and the TestKompress tool from Mentor Graphics [23] reduce test data volume and testing time through the use of test data compression and on-chip decompression.
In BIST solutions, test pattems are generated by an onchip pseudo-random pattern generator, which is usually a linear-feedback shift-register (LFSR). BIST alleviates a number of problems related to test interfacing, e.g., limited signal bandwidth, high pin count. A typical BIST architecture is shown in Fig. 1 . In order to detect the random-pattemresistant faults and achieve complete coverage of single stuckat faults, techniques based on test point insertion [6, 271, reseeding [lo, 20, 221 , bit-flipping [31] , bit-fixing [28] and weighted random pattem testing [30] have been proposed. Test point insertion techniques require design changes to improve random pattem testability such that 100% fault coverage can be achieved using a reasonable number of pseudo-random test pattems. The other BIST techniques are non-intrusive in that they typically apply a limited number of random pattems, then for the remaining hard to test faults, deterministic test pattems are obtained by either controlling the state of the pattem generator [lo, 17, 20, 221 or by altering the output of the pattem generator [28, 30, 311 . A number of studies have also been reported recently on the use of BIST for large industrial circuits [ l l , 211.
Techniques based on the combination of data compression and BIST have also been developed recently [ 15, 181 . The hybrid BIST scheme presented in [ 151 applies weighted pseudorandom pattems to the circuit to achieve 100% fault coverage. The compressed weight set is stored on ATE and decompression is carried out using an on-chip look-up table. In [18] , the seeds for the LFSR are compressed using statistical coding.
In this paper, we present a new deterministic BIST approach in which a reconfigurable interconnection network (RIN) is placed between the outputs of the LFSR and the inputs of the scan chains in the CUT. The RIN, which consists only of multiplexer switches, replaces the phase shifter that is typically used in pseudo-random BIST to reduce correlation between the test data bits that are fed into the scan chains. The connections between the LFSR and the scan chains can be dynamically changed (reconfigured) during a test session. In this way, the RIN is used to match the LFSR outputs to the test cubes in a deterministic test set. The control data bits used for reconfiguration ensure that all the deterministic test cubes are embedded in the test pattems applied to the CUT. The proposed approach requires very little hardware overhead, and fewer control bits compared to the storage required for reseeding techniques or for hybrid BIST. Moreover, as a non-intrusive BIST solution, it does not require any circuit redesign and has minimal impact on circuit performance.
The rest of the paper is organized as follows. Section I1 presents an overview of related prior work. In Section 111, we present the architecture of the proposed BIST scheme and describe the procedure for the synthesis of the reconfigurable interconnection network and the determination of the control bits. In Section IV, we describe a strategy for declustering the care bits in the test cubes to improve the efficiency of the proposed method. Experimental results and a comparison with related recent work are presented in Section V. Finally, Section VI concludes the paper.
RELATED PRIOR WORK
Most BIST techniques rely on the use of a limited number of pseudo-random patterns to detect the random-pattemtestable faults, which is subsequently followed by the application of a limited number of deterministic patterns to detect the random-pattem-resistant faults. Based on the mechanisms that are used to generate the deterministic pattems, BIST techniques can be classified into two categories: methods that generate deterministic patterns by controlling the states of the LFSR [IO, 17, 20, 22] , and techniques that modify the patterns generated by the LFSR [28, 30, 311. LFSR reseeding is an example of a BIST technique that is based on controlling the LFSR state. LFSR reseeding can be static, i.e., the LFSR stops generating pattems while loading seeds, or dynamic, i.e., test generation and seed loading can proceed simultaneously. The length of the seeds can be either equal to the size of the LFSR (full reseeding) or less than the size of the LFSR (partial reseeding). In [17] , a dynamic reseeding technique that allows partial reseeding is proposed to encode test vectors. An LFSR of length T 2 smaz + 20, where
is the maximum number of specified bits in any deterministic test cube, is used to generate the test pattems. While the length of the first seed is T , the lengths of the subsequent seeds are significantly smaller than T . A set of linear equations is solved to obtain the seeds, and the test vectors are reordered to facilitate the solution of this set of linear equations.
A BIST pattem generator based on a folding counter is proposed in [lo] . The properties of the folding counter are exploited to find the seeds needed to cover the given set of deterministic pattems. Width compression is combined with reseeding to reduce the hardware overhead. In [20] , a twodimensional test data compression technique that combines an LFSR and a folding counter is proposed for scan-based BIST. LFSR reseeding is used to reduce the number of bits to be stored for each pattem (horizontal compression) and folding counter reseeding is used to reduce the number of pattems (vertical compression).
Bit-flipping, bit-fixing and weighted random BIST are examples of techniques that rely on altering the pattems generated by the LFSR to embed deterministic test cubes. In [15] , a hybrid BIST method based on weighted pseudo-random testing is presented. A weight of 0, 1 or U (unbiased) is assigned to each scan chain in CUT. The weight sets are compressed and stored on the tester. During test application, an on-chip look-up table is used to decompress the data from the tester and generate the weight sets. A 3-weight weighted random scan-BIST scheme is discussed in [30] . The weights in this approach are 0, 0.5, and 1. In order to reduce the hardware overhead, scan cells are carefully reordered and a special.ATPG approach is used to generate suitable test cubes.
PROPOSED APPROACH
In a generic LFSR-based BIST approach shown in Fig. 1 , the output of the LFSR is fed to a phase shifter to reduce the linear dependency between the data shifted into different scan chains. The phase shifter is usually a linear network composed of exclusive-or gates. In the proposed approach, illustrated in Fig. 2(a) , the phase shifter is replaced by a reconfigurable interconnection network (RIN) that connects the LFSR outputs to the scan chains. The RIN consists of multiplexer switches and it can be reconfigured by applying appropriate control bits to it through the inputs DO, D1,. . . , D,-1. The parameter g refers to the number of configurations used during a BIST session and it is determined using a simulation procedure. The control inputs DO, D1, . . . , D,-1 are provided by a d-to-g decoder, where d = rlog, 91. A d-bit configuration counter is used to cycle through all possible 2d input combinations for the decoder. The configuration counter is triggered by the BIST pattern counter, which is preset for each configuration by the binary value corresponding to the number of test pattems for the corresponding configuration.
As shown in Fig. 2(b) , the multiplexers in the RIN are implemented using tristate buffers with fully-decoded control inputs. While the multiplexers can also be implemented in other ways, we use tristate buffers here because of ease of implementation in CMOS. The outputs of the tristate buffers are connected at the output of the multiplexer. Each input Ii of a multiplexer is connected to the input of a tristate buffer, which is controlled by the corresponding control signal. While the number of multiplexers equals the number of scan chains, the number of tristate gates in each multiplexer is equal to the number of configurations.
We next describe the test application procedure during a BIST session. First the configuration counter is reset to the all-0 pattern, and the pattern counter is loaded with the binary value corresponding to the number of patterns that must be applied to the CUT in the first configuration. The pattern counter is decremented each time a test pattern is applied to the tl : Oxxxl t z : lxxlx t 3 : X X O l X t 4 : X X X l O c: xxxloxxolxlxxlxoxxxl CUT. When the content of the pattern counter become zero, it is loaded with the number of pattems for the second configuration and it triggers the configuration counter, which is incremented. This leads to a corresponding change in the outputs of the decoder, and the RIN is reconfigured appropriately. This process continues until the configuration counter passes through all g configurations. The total number of test patterns applied to the CUT is therefore E:='=, n2, where n, is the number of pattems corresponding to configuration i, 1 5 i 5 g. The BIST design procedure described next is tailored to embed a given set of deterministic test cubes in the sequence of
During test application, pseudo-random pattems that do not match any deterministic test cube are also applied to the CUT. These pseudo-random patterns can potentially detect non-modeled faults. However, these pattems increase the testing time. A parameter called MaxSlczpPatterns, which is defined as the largest number of pseudo-random patterns that are allowed between the matching of two deterministic cubes, is used in the design procedure to limit the testing time. We first need to determine for each configuration, the number of patterns and the interconnections between the LFSR outputs and the scan chains. We use a simulation procedure to solve this problem. We start with an LFSR of length L, a predetermined seed, and a known characteristic polynomial. Let To = {q, c2, . . . , cn} be the set of deterministic test cubes that must be applied to the CUT. The set To can either target all the single stuck-at faults in the circuit, or only the hard faults that cannot be detected by a small number of pseudo-random patterns. As illustrated in Fig. 3 , each deterministic test cube c in the test set is converted into the multiple scan chain format as a set of m I-bit vectors {tl, t z , . . . , tm}, where m is the number of scan chains and 1 is the length of each scan chain. The bits in a test cube are ordered such that the least significant bit is first shifted into the scan chain. We use Corm:) to denote the set of LFSR taps that are connected to the scan chain
The simulation procedure is as follows.
initially, each scan chain can be connected to any tap of the LFSR. Find a test cube c* in TO that is compatible with the outputs of the LFSR under the current connection configuration ~o n n ; ' ) , If no pseudo-random pattem for the current configuration is compatible with a test cube, the procedure fails and exits. Otherwise, increase i by 1, and go to Step 2 to begin the iteration for the next configuration until To is empty.
An example of the simulation procedure is illustrated in Fig. 4 . A 4-bit autonomous LFSR with characteristic polynomial x4 + z + 1 is used to generate the pseudo-random patterns.
There are four scan chains and the length of each scan chain is 4 bits. The parameter MaxSkipPatterns is set to 1. The output of the LFSR is divided into pattems p,, i = 1 , 2 , . . .. Step Init) is the initialization step in which all the connections Conn;'), j = 1 , 2 , 3 , 4 are set to {1,2,3,4}. In Step a), the first pattern pl is matched with the test cube cl, and the connections is shown for each scan chain: Scan chain 1 can be connected to 51 or 5 4 , both Scan chain 2 and Scan chain 3 can only be connected to 5 2 , Scan chain 4 can be connected to X I , x2 or 2 4 . In Step c), none of the cubes is compatible with p3. When neither p5 nor pg matches any cubes in Step e), the iterations for the current configuration are terminated. The patterns that are applied to the CUT in this configuration is pl , p2, . . . , p6. We then compare the remaining cube e4 with the six patterns and find that it is compatible with p2. So e4 is also covered by the test patterns for the current configuration. Thus the connections for this configuration are: Scan chain 1 is connected to 5 4 , both Scan chain 2 and 3 are connected to 5 2 , Scan chain 4 is connected to xl. Since p5 and p6 are not compatible with any deterministic cubes, the number of patterns for this configuration is set to four. If there are test cubes remaining to be matched, the iteration for the next configuration starts from p5.
Iv. DECLUSTERING THE CARE BITS
The simulation procedure to determine the number of pattems and the connections for each configuration can sometimes fail to embed the test cubes in the LFSR sequence. This can happen if MaxSkipPatterns is too small, or the test cubes are hard to match with the outputs of the LFSR. During our experiments, we found that it was very difficult to embed the test cubes for the ~38417 benchmark circuit. On close inspection, we found that the care bits in some of the test cubes for ~38417 are highly clustered, even though the percentage of care bits in TD is small. When these test cubes are converted into a multiple scan chain format, most of the vectors contain very few care bits but a few vectors contain a large number of care bits. These vectors with many care bits are hard to embed in the output sequence of the LFSR.
In order to embed test cubes with highly clustered care bits, we propose two declustering strategies. The first is to reorganize the scan chains such that the care bits can be scattered across many scan chains, and each scan chain contains only a few care bits. Another strategy is based on the use of additional logic to interleave the data that are shifted into the different scan chains. The first strategy requires reorganization of the scan chains, but it does not require extra hardware overhead. The interleaving method does not modify the scan chains, but it requires additional hardware.
The method of reorganization of scan chains is illustrated in This greatly increases the probability that 'this vector can be matched to an output pattern of the LFSR. Note that the concept of reorganization of scan chains is also used in [lo] . However, the reorganization used in [lo] changes the scan chain structure and makes it unsuitable for response capture-a separate solution is needed in [lo] to circumvent this problem. In our approach, the basic structure of the scan chains is maintained and the usual scan test procedure of pattem shift-in, response capture, and shift-out can be used. An alternative method for declustering, based on the interleaving of the inputs to the scan chains, is shown in Fig. 6 . We insert an extra stage of multiplexers between the outputs of the RIN and the inputs of the scan chains. From the perspective of the REV, the logic that follows it, i.e., the combination of the multiplexers for interleaving and the scan chains, is simply a reorganized scan chain with an appropriate arrangement of consists of the 1 scan cells c i , j , j = 0,1, ... ,1 -1. We use the connections between the two stages of multiplexers. For a CUT with m scan chains, m multiplexers are used for reconfiguration, and m multiplexers are inserted for interleaving. Each of the multiplexers used for interleaving has m inputs, which are selected in ascending order during the shifting in of a test pattem, i.e., the first input is selected for the first scan clock cycle, the second input is selected for the second scan clock cycle, and so on. After the mth input is selected, the procedure is repeated with the first input. We use Ai to denote the output the ith multiplexers for reconfiguration and Bid to denote the jth input of the ith multiplexers for interleaving, Consider the test cube shown in Fig. 5 . After adding the second stage of multiplexers and connecting the inputs of the multiplexers for interleaving with the outputs of the multiplexers for reconfiguration, as shown in Fig. 6 (only the connections related to the first RIN multiplexer are shown for clarity), the output of the first multiplexer for reconfiguration should match with "xxxxlx", the same string as that in scan cell reorganization method. Note that the above reorganization and interleaving procedure yield the same set of test cubes.
V. EXPERIMENTAL RESULTS
In this section, we present experimental results for the seven largest ISCAS-89 circuits and for test cubes for the two production circuit from IBM. We use three sets of test cubes To for the large ISCAS-89 circuits. The first set of test cubes are obtained from the Mintest ATPG program [9] without dynamic compaction, and by targeting all the irredundant single stuckat faults. The other two test sets are the same test sets used in [lo] . The second set of the test cubes are obtained without an initial pseudo-random pattern application, and they target all irredundant faults. The third set of the test cubes for the random-pattern-resistant faults is obtained after 10000 pseudorandom patterns are applied to the circuits. In all the following experiments, we used a 64-bit primitive-polynomial LFSR with a fixed seed as the pseudo-random pattern generator, and we assumed that each of the ISCAS-89 circuits contains 32 scan chains. For simplicity of presentation, we assume that the circuits have balanced scan chains. When the scan chains are unbalanced, we can view them as being balanced through the addition of dummy scan cells. Table I presents the results on test set embedding where TD is obtained using the Mintest program. We use a value of 5000 for the MaxSkipPatterns parameter for this set of experiments. The fifth column shows the total number of configurations needed to embed TO. The total number of patterns applied to the circuit is listed in the sixth column. The testing time in clock cycles is obtained as the product of the total number of patterns and (1 + l), where 1 is the length of scan chains. The hardware overhead includes the multiplexers for reconfiguration, the decoder and the configuration counter. We calculate the gate equivalent (GE) value for the hardware overhead using the method suggested in [28] : 0.5n for an n-input NAND or NOR gate, and 0.5 for an inverter. We also use 0.5 as the GE value for a transmission gate, and a GE value of 4 for a flip-flop. The percentage hardware overhead is obtained from the ratio of the amount of BIST hardware in GEs to the GE count of the CUT. The pattern counter is not included in the calculation of the BIST hardware overhead because it is required for any scan-BIST scheme. The encoding efficiency shown in the last column is the ratio of the number of care bits in the test set to the amount of storage needed.
The results in Table I show that only a small number of control bits (at most a few hundred) are required for test set embedding. The hardware overhead of the RIN, the decoder, and the configuration counter are also very small, less then 8% for five circuits, and only 5.19% on average.
As indicated in Table I , we were unable to embed the test cubes for the ~38417 benchmark circuit because the care bits in these test cubes are highly clustered. As a result, it is difficult to match these cubes to the patterns obtained from the LFSR. We therefore considered scan chain reorganization to obtain experimental results for ~38417. Table I1 shows the result obtained with scan chain reorganization for the seven largest benchmark circuits with 32 scan chains each.
Tables I11 and IV present experimental results on the embedding of test cubes from [lo] targeting all faults, without scan chain reorganization and with scan chain reorganization, respectively. In these two sets of experiments, we set the parameter MaxSkipPatterns to 10000. As indicated in Table 111 , we were unable to embed the test cubes of ~38417 due to a high degree of clustering of its care bits. This problem was addressed using scan chain reorganization; the results are shown in Table IV . Scan chain reorganization for this set of test cubes reduces the number of configurations, and hence the storage and the hardware overhead for all circuits except s5378.
Table V presents experimental results obtained using the test cubes from [ 101 that target random-pattern-resistant faults. We assume that the RIN is bypassed using multiplexers for the first 10000 pseudo-random patterns. We considered scan chain reorganization for these experiments. As expected, compared with the results for test sets targeting all faults, the total number of patterns here is much smaller. Thus the testing time is also much less than in Table IV . The average storage requirement for all seven circuits is reduced from 900 bits to 534 bits.
In the above set of experiments, we assume that the information on the different number of patterns for each configuration is stored on-chip. If a fixed number of patterns is applied per configuration, then no storage is required. A tradeoff is that a fixed number of patterns per configuration might increase the number of configurations, and therefore increase the hardware overhead. In the next set of experiments, we set the number of patterns for each configuration to 1000. As expected, the results in Table VI show that the hardware overhead increase slightly for each circuit. Nevertheless and important benefit here is that no storage is necessary for control bits. Table VI1 compares the storage requirements of the proposed approach with hybrid BIST based on weighted pseudorandom patterns [15] , test vector encoding using partial LFSR reseeding [17] , the BIST scheme based on reseeding of folding counter [ 101, and two-dimensional test data compression [20] . The results for the proposed approach are taken from Table V. All these methods rely on 10000 initial pseudo-random patterns to eliminate the easy to detect faults, except for [15] , Table VIII , we compare the proposed method with scanbased 3-weight weighted random BIST [30] . Since no storage of seeds or control bits is required in [30] , we use the results from Table VI for comparison. The third column of Table VIII lists the number of pseudo-random pattems required to achieve 100% coverage of detectable single stuck-at faults, as reported gle scan chain architecture ensures that the hardware overhead in [30] is lower; however, in order to scale 3-weight weighted random BIST to multiple scan chains, separate decoding logic is needed for each scan chain, which contributes to increased hardware overhead. The parallel scheme in [30] requires even less hardware, but it relies on explicit control of the set and reset signal of the flip-flops after scan cell reordering.
In order to evaluate the effectiveness of the proposed ap- proach for large circuits, we applied the method to two real-life test sets from industry. The test set provided to us for the first circuit (CKT1) from IBM consists of 32 statically-compacted scan vectors (a total of 362921 bits of test data per vector). This microprocessor design consists of 3.6 million gates and 726000 latches. The test set for a second microprocessor circuit (CKT2) from IBM consists of a set of 4 scan vectors (a total of 1031072 bits of test data per vector); this design contains 1.2 million gates and 32200 latches. Since we do not have access to the gate-level models for these circuits, we are unable to report fault coverage values for these test sets. The number of scan chains is varied from 64 to 256 for these two circuits. We modified the simulation procedure such that the configuration of the interconnection network can be changed during the application of a test cube, and we set the parameter MaxSkipPatterns to 0. Accordingly, in the proposed BIST architecture shown in Fig. 2(a) , the stored control bits are the number of bits per configuration instead of the number of patterns per configuration, and the pattem counter is replaced by a bit counter which counts the number of bits that have been shifted into the scan chains. Table IX lists the results for these two industrial circuits. Since no additional pseudo-random patterns are applied to these circuits, the testing time is simply equal to the number of the clock cycles that are required to shift the deterministic pattems into the scan chains, and capture and scan out the responses. The hardware overhead is negligible and very high encoding efficiency is achieved for both circuits. Using a Sun-Blade-1000 workstation with one 750MHz UltraSPARC-I11 CPU and 1GB memory, the results for each row of Table IX are obtained in less than two minutes.
VI. CONCLUSION
We have presented a new approach for deterministic BIST based on the use of a reconfigurable interconnection network (RIN). The RIN is placed between the outputs of pseudorandom pattern generator, e.g., an LFSR, and the scan inputs of the circuit under test (CUT). It consists only of multiplexer switches and it is designed using a synthesis procedure that takes as inputs the pseudo-random sequence from the LFSR and the deterministic test cubes for the CUT. The connections between the LFSR and the scan chains can be changed dynamically (reconfigured) during a test session. In this way, the RIN is used to match the LFSR outputs to the set of test cubes To. The control data bits used for reconfiguration guarantee that TD is embedded in the test pattems applied to the CUT. We have shown through several sets of experiments that the proposed approach requires very little hardware overhead. We have also shown that the fewer control bits are required compared to the storage required for reseeding methods or for hybrid BIST. Finally, as a non-intrusive BIST solution, the proposed approach does not require any circuit redesign and it has minimal impact on circuit performance. We are currently extending this work to ensure that undesirable input pattems that cause problems such as bus contention are forwarded to the scan chains by the RLN. It appears that this problem, which is typical of most logic BIST techniques, can be handled by suitably modifying the RIN synthesis procedure.
